INFO:2025-09-04T16:03:02Z:root:pulling...
From https://github.com/llvm/llvm-project
 * branch                      main       -> FETCH_HEAD
   b2ff3e780a09..698f39bc1959  main       -> origin/main
Switched to branch 'main'
Your branch is behind 'origin/main' by 1 commit, and can be fast-forwarded.
  (use "git pull" to update your local branch)
HEAD is now at 698f39bc1959 [RISCV] Remove post-decoding instruction adjustments (#156360)
INFO:2025-09-04T16:03:05Z:root:syncing...
Deleted branch merge (was d55f8035bd84).
Switched to a new branch 'merge'
branch 'merge' set up to track 'origin/main'.
[merge 3b5836d84f55] [gn build] Port 010f1ea3b3f4
 1 file changed, 1 insertion(+)
[merge 623bf929eef6] [gn build] Port 20b4f59ccad5
 1 file changed, 1 insertion(+)
[merge acd1a163f0eb] [gn build] Port 4d9578b8ed20
 1 file changed, 4 insertions(+), 1 deletion(-)
[merge 7e3f08811de0] [gn build] Port 74b9484fd62d
 1 file changed, 1 deletion(-)
[merge af556be2d1bf] [gn build] Port 8a65c4f11a4c
 1 file changed, 1 insertion(+)
[merge 731b38adec0e] [gn build] Port 90865906dd2d
 1 file changed, 1 deletion(-)
[gn build] Port 010f1ea3b3f4 -- https://github.com/llvm/llvm-project/commit/010f1ea3b3f4
[gn build] Port 20b4f59ccad5 -- https://github.com/llvm/llvm-project/commit/20b4f59ccad5
[gn build] Port 4d9578b8ed20 -- https://github.com/llvm/llvm-project/commit/4d9578b8ed20
[gn build] Port 74b9484fd62d -- https://github.com/llvm/llvm-project/commit/74b9484fd62d
[gn build] Port 8a65c4f11a4c -- https://github.com/llvm/llvm-project/commit/8a65c4f11a4c
[gn build] Port 90865906dd2d -- https://github.com/llvm/llvm-project/commit/90865906dd2d
INFO:2025-09-04T16:03:08Z:root:building
ninja: Entering directory `out/gn'
[0/1] Regenerating ninja files
[1/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenMacroFusion(//llvm/utils/gn/build/toolchain:unix)
[2/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenSDNodeInfo(//llvm/utils/gn/build/toolchain:unix)
[3/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenMCPseudoLowering(//llvm/utils/gn/build/toolchain:unix)
[4/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenRegisterBank(//llvm/utils/gn/build/toolchain:unix)
[5/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenCompressInstEmitter(//llvm/utils/gn/build/toolchain:unix)
[6/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenO0PreLegalizeGICombiner(//llvm/utils/gn/build/toolchain:unix)
[7/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenPostLegalizeGICombiner(//llvm/utils/gn/build/toolchain:unix)
[8/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenPreLegalizeGICombiner(//llvm/utils/gn/build/toolchain:unix)
[9/2357] ACTION //llvm/lib/Target/BPF/Disassembler:BPFGenDisassemblerTables(//llvm/utils/gn/build/toolchain:unix)
FAILED: gen/llvm/lib/Target/BPF/Disassembler/BPFGenDisassemblerTables.inc 
python3 ../../llvm/utils/gn/build/run_built_binary.py bin/llvm-tblgen --write-if-changed -I ../../llvm/include -I ../../llvm/lib/Target/BPF -d gen/llvm/lib/Target/BPF/Disassembler/BPFGenDisassemblerTables.inc.d -o gen/llvm/lib/Target/BPF/Disassembler/BPFGenDisassemblerTables.inc ../../llvm/lib/Target/BPF/BPF.td -gen-disassembler
Included from ../../llvm/lib/Target/BPF/BPF.td:13:
../../llvm/lib/Target/BPF/BPFInstrInfo.td:1215:5: error: could not find field for operand 'skb'
def LD_ABS_B : LOAD_ABS<BPF_B, "u8", int_bpf_load_byte>;
    ^
Included from ../../llvm/lib/Target/BPF/BPF.td:13:
../../llvm/lib/Target/BPF/BPFInstrInfo.td:1216:5: error: could not find field for operand 'skb'
def LD_ABS_H : LOAD_ABS<BPF_H, "u16", int_bpf_load_half>;
    ^
Included from ../../llvm/lib/Target/BPF/BPF.td:13:
../../llvm/lib/Target/BPF/BPFInstrInfo.td:1217:5: error: could not find field for operand 'skb'
def LD_ABS_W : LOAD_ABS<BPF_W, "u32", int_bpf_load_word>;
    ^
Included from ../../llvm/lib/Target/BPF/BPF.td:13:
../../llvm/lib/Target/BPF/BPFInstrInfo.td:1219:5: error: could not find field for operand 'skb'
def LD_IND_B : LOAD_IND<BPF_B, "u8", int_bpf_load_byte>;
    ^
Included from ../../llvm/lib/Target/BPF/BPF.td:13:
../../llvm/lib/Target/BPF/BPFInstrInfo.td:1220:5: error: could not find field for operand 'skb'
def LD_IND_H : LOAD_IND<BPF_H, "u16", int_bpf_load_half>;
    ^
Included from ../../llvm/lib/Target/BPF/BPF.td:13:
../../llvm/lib/Target/BPF/BPFInstrInfo.td:1221:5: error: could not find field for operand 'skb'
def LD_IND_W : LOAD_IND<BPF_W, "u32", int_bpf_load_word>;
    ^
./bin/llvm-tblgen: 6 errors.
[10/2357] ACTION //llvm/lib/Target/BPF/MCTargetDesc:BPFGenMCCodeEmitter(//llvm/utils/gn/build/toolchain:unix)
[11/2357] ACTION //llvm/lib/Target/BPF/MCTargetDesc:BPFGenRegisterInfo(//llvm/utils/gn/build/toolchain:unix)
[12/2357] ACTION //llvm/lib/Target/BPF/MCTargetDesc:BPFGenInstrInfo(//llvm/utils/gn/build/toolchain:unix)
[13/2357] ACTION //llvm/lib/Target/Mips/Disassembler:MipsGenDisassemblerTables(//llvm/utils/gn/build/toolchain:unix)
FAILED: gen/llvm/lib/Target/Mips/Disassembler/MipsGenDisassemblerTables.inc 
python3 ../../llvm/utils/gn/build/run_built_binary.py bin/llvm-tblgen --write-if-changed -I ../../llvm/include -I ../../llvm/lib/Target/Mips -d gen/llvm/lib/Target/Mips/Disassembler/MipsGenDisassemblerTables.inc.d -o gen/llvm/lib/Target/Mips/Disassembler/MipsGenDisassemblerTables.inc ../../llvm/lib/Target/Mips/Mips.td -gen-disassembler
Included from ../../llvm/lib/Target/Mips/Mips.td:221:
Included from ../../llvm/lib/Target/Mips/MipsInstrInfo.td:3388:
../../llvm/lib/Target/Mips/Mips16InstrInfo.td:778:5: error: could not find field for operand 'rs'
def JrcRx16: FRR16_JALRC_ins<1, 1, 0, "jrc", IIM16Alu> {
    ^
Included from ../../llvm/lib/Target/Mips/Mips.td:221:
Included from ../../llvm/lib/Target/Mips/MipsInstrInfo.td:3388:
../../llvm/lib/Target/Mips/Mips16InstrInfo.td:857:5: error: could not find field for operand 'size'
def LwRxPcTcp16: FRI16_TCP_ins<0b10110, "lw", II_LW>, MayLoad;
    ^
Included from ../../llvm/lib/Target/Mips/Mips.td:221:
Included from ../../llvm/lib/Target/Mips/MipsInstrInfo.td:3388:
../../llvm/lib/Target/Mips/Mips16InstrInfo.td:859:5: error: could not find field for operand 'size'
def LwRxPcTcpX16: FEXT_RI16_TCP_ins<0b10110, "lw", II_LW>, MayLoad;
    ^
Included from ../../llvm/lib/Target/Mips/Mips.td:221:
Included from ../../llvm/lib/Target/Mips/MipsInstrInfo.td:3408:
../../llvm/lib/Target/Mips/MicroMipsInstrInfo.td:1132:7: error: could not find field for operand 'sel'
  def RDHWR_MM : MMRel, R6MMR6Rel, ReadHardware<GPR32Opnd, HWRegsOpnd>,
      ^
Assertion failed: (!OpInfo.Decoder.empty()), function emitBinaryParser, file DecoderEmitter.cpp, line 1129.
PLEASE submit a bug report to https://github.com/llvm/llvm-project/issues/ and include the crash backtrace.
Stack dump:
0.	Program arguments: ./bin/llvm-tblgen --write-if-changed -I ../../llvm/include -I ../../llvm/lib/Target/Mips -d gen/llvm/lib/Target/Mips/Disassembler/MipsGenDisassemblerTables.inc.d -o gen/llvm/lib/Target/Mips/Disassembler/MipsGenDisassemblerTables.inc ../../llvm/lib/Target/Mips/Mips.td -gen-disassembler
[14/2357] ACTION //llvm/lib/Target/RISCV/Disassembler:RISCVGenDisassemblerTables(//llvm/utils/gn/build/toolchain:unix)
[15/2357] ACTION //llvm/lib/Target/RISCV/AsmParser:RISCVGenAsmMatcher(//llvm/utils/gn/build/toolchain:unix)
[16/2357] ACTION //llvm/lib/Target/RISCV/MCTargetDesc:RISCVGenAsmWriter(//llvm/utils/gn/build/toolchain:unix)
[17/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenGlobalISel(//llvm/utils/gn/build/toolchain:unix)
[18/2357] ACTION //llvm/lib/Target/RISCV:RISCVGenDAGISel(//llvm/utils/gn/build/toolchain:unix)
ninja: build stopped: subcommand failed.
Command '['ninja', '-C', 'out/gn']' returned non-zero exit status 1.