INFO:2025-10-25T11:42:02Z:root:pulling...
From https://github.com/llvm/llvm-project
 * branch                      main       -> FETCH_HEAD
   51fcb9d4daa7..b0658b1151a7  main       -> origin/main
Switched to branch 'main'
Your branch is behind 'origin/main' by 1 commit, and can be fast-forwarded.
  (use "git pull" to update your local branch)
HEAD is now at b0658b1151a7 [CIR][NFC] Upstream EHPersonality for function (#164883)
INFO:2025-10-25T11:42:06Z:root:syncing...
Deleted branch merge (was 74c6db043db8).
Switched to a new branch 'merge'
branch 'merge' set up to track 'origin/main'.
[merge 2f6cd5379084] [gn build] Port 2afbd3df2ae6
 2 files changed, 3 deletions(-)
[merge 1e9156a9b13a] [gn build] Port 5fda2a5d9c1a
 1 file changed, 1 insertion(+)
[gn build] Port 2afbd3df2ae6 -- https://github.com/llvm/llvm-project/commit/2afbd3df2ae6
[gn build] Port 5fda2a5d9c1a -- https://github.com/llvm/llvm-project/commit/5fda2a5d9c1a
INFO:2025-10-25T11:42:07Z:root:building
ninja: Entering directory `out/gn'
[0/1] Regenerating ninja files
[1/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFFrameLowering.o
[2/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFMIChecking.o
[3/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFMISimplifyPatchable.o
[4/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFInstrInfo.o
[5/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFMCInstLower.o
[6/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFMIPeephole.o
[7/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFISelDAGToDAG.o
[8/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFAsmPrinter.o
[9/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFAbstractMemberAccess.o
[10/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFISelLowering.o
[11/1065] CXX obj/llvm/lib/Target/BPF/GISel/LLVMBPFCodeGen.BPFCallLowering.o
[12/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFSelectionDAGInfo.o
[13/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.BitTracker.o
[14/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFRegisterInfo.o
[15/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFSubtarget.o
[16/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonAsmPrinter.o
[17/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonBitTracker.o
[18/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonCFGOptimizer.o
[19/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonBitSimplify.o
[20/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonBranchRelaxation.o
[21/1065] CXX obj/llvm/lib/Target/BPF/GISel/LLVMBPFCodeGen.BPFInstructionSelector.o
[22/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonBlockRanges.o
[23/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonCopyHoisting.o
[24/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonCopyToCombine.o
[25/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonConstPropagation.o
[26/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonConstExtenders.o
[27/1065] CXX obj/llvm/lib/Target/BPF/LLVMBPFCodeGen.BPFTargetMachine.o
[28/1065] AR lib/libLLVMBPFCodeGen.a
[29/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonEarlyIfConv.o
[30/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonFixupHwLoops.o
[31/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonExpandCondsets.o
[32/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonGenMemAbsolute.o
[33/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonGenMux.o
[34/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonGenPredicate.o
[35/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonHazardRecognizer.o
[36/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonGenInsert.o
[37/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonHardwareLoops.o
[38/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonFrameLowering.o
[39/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonISelDAGToDAG.o
[40/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonLoopAlign.o
[41/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonISelLoweringHVX.o
[42/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonISelDAGToDAGHVX.o
[43/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonISelLowering.o
[44/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonLoadStoreWidening.o
[45/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonMask.o
[46/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonMCInstLower.o
[47/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonMachineScheduler.o
[48/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonNewValueJump.o
[49/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonPeephole.o
[50/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonQFPOptimizer.o
[51/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonInstrInfo.o
[52/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonSelectionDAGInfo.o
[53/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonSplitConst32AndConst64.o
[54/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonRegisterInfo.o
[55/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonRDFOpt.o
[56/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonOptAddrMode.o
[57/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonSplitDouble.o
[58/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonVExtract.o
[59/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonTfrCleanup.o
[60/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.RDFDeadCode.o
[61/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonSubtarget.o
[62/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonVectorPrint.o
[63/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonVLIWPacketizer.o
[64/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiAsmPrinter.o
[65/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonTargetTransformInfo.o
[66/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiMachineFunctionInfo.o
[67/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiFrameLowering.o
[68/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiDelaySlotFiller.o
[69/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiISelDAGToDAG.o
[70/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiInstrInfo.o
[71/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiISelLowering.o
[72/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonTargetMachine.o
[73/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiRegisterInfo.o
[74/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiMemAluCombiner.o
[75/1065] CXX obj/llvm/lib/Target/Lanai/Disassembler/Disassembler.LanaiDisassembler.o
[76/1065] AR lib/libLLVMLanaiDisassembler.a
[77/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiSubtarget.o
[78/1065] CXX obj/llvm/lib/Target/Hexagon/LLVMHexagonCodeGen.HexagonVectorCombine.o
[79/1065] AR lib/libLLVMHexagonCodeGen.a
[80/1065] CXX obj/llvm/lib/Target/Lanai/AsmParser/AsmParser.LanaiAsmParser.o
[81/1065] AR lib/libLLVMLanaiAsmParser.a
[82/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchDeadRegisterDefinitions.o
[83/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchAsmPrinter.o
[84/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchExpandAtomicPseudoInsts.o
[85/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchFrameLowering.o
[86/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchExpandPseudoInsts.o
[87/1065] CXX obj/llvm/lib/Target/Lanai/LLVMLanaiCodeGen.LanaiTargetMachine.o
[88/1065] AR lib/libLLVMLanaiCodeGen.a
[89/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchInstrInfo.o
[90/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchISelDAGToDAG.o
[91/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchMergeBaseOffset.o
[92/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchRegisterInfo.o
[93/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchSubtarget.o
[94/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchOptWInstrs.o
[95/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.Mips16RegisterInfo.o
[96/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.Mips16InstrInfo.o
[97/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MicroMipsSizeReduction.o
[98/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.Mips16FrameLowering.o
[99/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchTargetMachine.o
[100/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.Mips16HardFloat.o
[101/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchTargetTransformInfo.o
[102/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.Mips16ISelDAGToDAG.o
[103/1065] CXX obj/llvm/lib/Target/LoongArch/LLVMLoongArchCodeGen.LoongArchISelLowering.o
[104/1065] AR lib/libLLVMLoongArchCodeGen.a
[105/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.Mips16ISelLowering.o
[106/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsCCState.o
[107/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsBranchExpansion.o
[108/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsAsmPrinter.o
[109/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsCallLowering.o
[110/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsExpandPseudo.o
[111/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsDelaySlotFiller.o
[112/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsConstantIslandPass.o
[113/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsFrameLowering.o
[114/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsISelDAGToDAG.o
[115/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsFastISel.o
[116/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsInstrInfo.o
[117/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsLegalizerInfo.o
[118/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsModuleISelDAGToDAG.o
[119/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsMachineFunction.o
[120/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsMCInstLower.o
[121/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsMulMulBugPass.o
[122/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsISelLowering.o
[123/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsOptimizePICCall.o
[124/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsInstructionSelector.o
[125/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsPreLegalizerCombiner.o
[126/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsRegisterInfo.o
[127/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsSelectionDAGInfo.o
[128/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsSEFrameLowering.o
[129/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsSERegisterInfo.o
[130/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsRegisterBankInfo.o
[131/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsPostLegalizerCombiner.o
[132/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsSEInstrInfo.o
[133/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsSEISelDAGToDAG.o
[134/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsSEISelLowering.o
[135/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXForwardParams.o
[136/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsSubtarget.o
[137/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXFrameLowering.o
[138/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsTargetObjectFile.o
[139/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXInstrInfo.o
[140/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXPeephole.o
[141/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXPrologEpilogPass.o
[142/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXISelDAGToDAG.o
[143/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXAsmPrinter.o
[144/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsTargetMachine.o
[145/1065] CXX obj/llvm/lib/Target/Mips/LLVMMipsCodeGen.MipsTargetTransformInfo.o
[146/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXLowerArgs.o
[147/1065] AR lib/libLLVMMipsCodeGen.a
[148/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXRegisterInfo.o
[149/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXReplaceImageHandles.o
[150/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXSelectionDAGInfo.o
[151/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXISelLowering.o
[152/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXSubtarget.o
[153/1065] CXX obj/llvm/lib/Target/PowerPC/GISel/LLVMPowerPCCodeGen.PPCRegisterBankInfo.o
[154/1065] CXX obj/llvm/lib/Target/PowerPC/GISel/LLVMPowerPCCodeGen.PPCCallLowering.o
[155/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXUtilities.o
[156/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCBranchCoalescing.o
[157/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCEarlyReturn.o
[158/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXTargetTransformInfo.o
[159/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCBoolRetToInt.o
[160/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCBranchSelector.o
[161/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCExpandAtomicPseudoInsts.o
[162/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCCTRLoops.o
[163/1065] CXX obj/llvm/lib/Target/NVPTX/LLVMNVPTXCodeGen.NVPTXTargetMachine.o
[164/1065] AR lib/libLLVMNVPTXCodeGen.a
[165/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCCallingConv.o
[166/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCAsmPrinter.o
[167/1065] CXX obj/llvm/lib/Target/PowerPC/GISel/LLVMPowerPCCodeGen.PPCInstructionSelector.o
[168/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCHazardRecognizers.o
[169/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCGenScalarMASSEntries.o
[170/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCFastISel.o
[171/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCFrameLowering.o
[172/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCLowerMASSVEntries.o
[173/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCMachineScheduler.o
[174/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCLoopInstrFormPrep.o
[175/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCInstrInfo.o
[176/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCMCInstLower.o
[177/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCMacroFusion.o
[178/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCReduceCRLogicals.o
[179/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCMIPeephole.o
[180/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCISelDAGToDAG.o
[181/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCSelectionDAGInfo.o
[182/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCPreEmitPeephole.o
[183/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCSubtarget.o
[184/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCRegisterInfo.o
[185/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCTOCRegDeps.o
[186/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCTLSDynamicCall.o
[187/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCISelLowering.o
[188/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCVSXWACCCopy.o
[189/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCVSXFMAMutate.o
[190/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCVSXSwapRemoval.o
[191/1065] CXX obj/llvm/lib/Target/PowerPC/AsmParser/AsmParser.PPCAsmParser.o
[192/1065] AR lib/libLLVMPowerPCAsmParser.a
[193/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCTargetMachine.o
[194/1065] CXX obj/llvm/lib/Target/PowerPC/LLVMPowerPCCodeGen.PPCTargetTransformInfo.o
[195/1065] AR lib/libLLVMPowerPCCodeGen.a
[196/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64FalkorHWPFFix.o
[197/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64ExpandPseudoInsts.o
[198/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64FastISel.o
[199/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64MIPeepholeOpt.o
[200/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64FrameLowering.o
[201/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64LowerHomogeneousPrologEpilog.o
[202/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64MCInstLower.o
[203/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64MachineFunctionInfo.o
[204/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64LoadStoreOptimizer.o
[205/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64InstrInfo.o
[206/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64PBQPRegAlloc.o
[207/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64ISelDAGToDAG.o
[208/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64MachineScheduler.o
[209/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64MacroFusion.o
[210/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64RedundantCopyElimination.o
[211/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64PointerAuth.o
[212/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64PostCoalescerPass.o
[213/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64SIMDInstrOpt.o
[214/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64PrologueEpilogue.o
[215/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64SelectionDAGInfo.o
[216/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64SpeculationHardening.o
[217/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64SLSHardening.o
[218/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64RegisterInfo.o
[219/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64StorePairSuppress.o
[220/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64StackTaggingPreRA.o
[221/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64StackTagging.o
[222/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64GlobalISelUtils.o
[223/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64TargetObjectFile.o
[224/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64Subtarget.o
[225/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64CallLowering.o
[226/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64ISelLowering.o
[227/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64TargetMachine.o
[228/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64PostSelectOptimize.o
[229/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64O0PreLegalizerCombiner.o
[230/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64PostLegalizerCombiner.o
[231/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.AArch64TargetTransformInfo.o
[232/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64RegisterBankInfo.o
[233/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.SMEABIPass.o
[234/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.MachineSMEABIPass.o
[235/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64PostLegalizerLowering.o
[236/1065] CXX obj/llvm/lib/Target/AArch64/Utils/Utils.AArch64SMEAttributes.o
[237/1065] AR lib/libLLVMAArch64Utils.a
[238/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64PreLegalizerCombiner.o
[239/1065] CXX obj/llvm/lib/Target/AArch64/LLVMAArch64CodeGen.SMEPeepholeOpt.o
[240/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64LegalizerInfo.o
[241/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUAlwaysInlinePass.o
[242/1065] CXX obj/llvm/lib/Target/AArch64/GISel/LLVMAArch64CodeGen.AArch64InstructionSelector.o
[243/1065] AR lib/libLLVMAArch64CodeGen.a
[244/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUBarrierLatency.o
[245/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUAtomicOptimizer.o
[246/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUAsmPrinter.o
[247/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUCombinerHelper.o
[248/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUExportClustering.o
[249/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUCallLowering.o
[250/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUGlobalISelUtils.o
[251/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUAttributor.o
[252/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUGlobalISelDivergenceLowering.o
[253/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUCodeGenPrepare.o
[254/1065] CXX obj/llvm/lib/Target/AArch64/AsmParser/AsmParser.AArch64AsmParser.o
[255/1065] AR lib/libLLVMAArch64AsmParser.a
[256/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUHSAMetadataStreamer.o
[257/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUInsertDelayAlu.o
[258/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUImageIntrinsicOptimizer.o
[259/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPULateCodeGenPrepare.o
[260/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUIGroupLP.o
[261/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUISelLowering.o
[262/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUInstCombineIntrinsic.o
[263/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPULowerKernelArguments.o
[264/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPULowerIntrinsics.o
[265/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPULowerKernelAttributes.o
[266/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUISelDAGToDAG.o
[267/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPULowerVGPREncoding.o
[268/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPULowerBufferFatPointers.o
[269/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUMacroFusion.o
[270/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUMCInstLower.o
[271/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUMIRFormatter.o
[272/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUMarkLastScratchLoad.o
[273/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPULowerModuleLDSPass.o
[274/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUPerfHintAnalysis.o
[275/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUPreloadKernArgProlog.o
[276/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPULegalizerInfo.o
[277/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUPreloadKernelArguments.o
[278/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUPrepareAGPRAlloc.o
[279/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUPreLegalizerCombiner.o
[280/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUPostLegalizerCombiner.o
[281/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPURegBankLegalize.o
[282/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUPromoteAlloca.o
[283/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPURegBankSelect.o
[284/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPURegBankLegalizeHelper.o
[285/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPURegBankCombiner.o
[286/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPURemoveIncompatibleFunctions.o
[287/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUSelectionDAGInfo.o
[288/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUReserveWWMRegs.o
[289/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUSetWavePriority.o
[290/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUResourceUsageAnalysis.o
[291/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPURegisterBankInfo.o
[292/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPURegBankLegalizeRules.o
[293/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPURewriteAGPRCopyMFMA.o
[294/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUInstructionSelector.o
[295/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUSubtarget.o
[296/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUWaitSGPRHazards.o
[297/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUUniformIntrinsicCombine.o
[298/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNCreateVOPD.o
[299/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNDPPCombine.o
[300/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUSwLowerLDS.o
[301/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUSplitModule.o
[302/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNILPSched.o
[303/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNMinRegStrategy.o
[304/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUTargetTransformInfo.o
[305/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNPreRALongBranchReg.o
[306/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNPreRAOptimizations.o
[307/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNNSAReassign.o
[308/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNIterativeScheduler.o
[309/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNHazardRecognizer.o
[310/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNRewritePartialRegUses.o
[311/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNRegPressure.o
[312/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600ClauseMergePass.o
[313/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600ExpandSpecialInstrs.o
[314/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600AsmPrinter.o
[315/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600EmitClauseMarkers.o
[316/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNVOPDUtils.o
[317/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600ControlFlowFinalizer.o
[318/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNSubtarget.o
[319/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600FrameLowering.o
[320/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.GCNSchedStrategy.o
[321/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600MachineFunctionInfo.o
[322/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600MCInstLower.o
[323/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600InstrInfo.o
[324/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600MachineCFGStructurizer.o
[325/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600MachineScheduler.o
[326/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600OptimizeVectorRegisters.o
[327/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600Packetizer.o
[328/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600RegisterInfo.o
[329/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.AMDGPUTargetMachine.o
[330/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600Subtarget.o
[331/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600ISelLowering.o
[332/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600ISelDAGToDAG.o
[333/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIFixVGPRCopies.o
[334/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIAnnotateControlFlow.o
[335/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIFixSGPRCopies.o
[336/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIInsertHardClauses.o
[337/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600TargetTransformInfo.o
[338/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIFormMemoryClauses.o
[339/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIFrameLowering.o
[340/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIFoldOperands.o
[341/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.R600TargetMachine.o
[342/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SILoadStoreOptimizer.o
[343/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIInsertWaitcnts.o
[344/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SILateBranchLowering.o
[345/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SILowerI1Copies.o
[346/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SILowerControlFlow.o
[347/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SILowerWWMCopies.o
[348/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SILowerSGPRSpills.o
[349/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIMachineFunctionInfo.o
[350/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIInstrInfo.o
[351/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIModeRegisterDefaults.o
[352/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIModeRegister.o
[353/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIOptimizeExecMasking.o
[354/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIMemoryLegalizer.o
[355/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIOptimizeExecMaskingPreRA.o
[356/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIMachineScheduler.o
[357/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIISelLowering.o
[358/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIPostRABundler.o
[359/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIPeepholeSDWA.o
[360/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIPreEmitPeephole.o
[361/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIOptimizeVGPRLiveRange.o
[362/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIProgramInfo.o
[363/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIPreAllocateWWMRegs.o
[364/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIShrinkInstructions.o
[365/1065] CXX obj/llvm/lib/Target/AMDGPU/MCTargetDesc/MCTargetDesc.AMDGPUMCExpr.o
[366/1065] AR lib/libLLVMAMDGPUDesc.a
[367/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMBasicBlockInfo.o
[368/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIWholeQuadMode.o
[369/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.A15SDOptimizer.o
[370/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMBaseRegisterInfo.o
[371/1065] CXX obj/llvm/lib/Target/AMDGPU/LLVMAMDGPUCodeGen.SIRegisterInfo.o
[372/1065] AR lib/libLLVMAMDGPUCodeGen.a
[373/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMBlockPlacement.o
[374/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMAsmPrinter.o
[375/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMBranchTargets.o
[376/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMCallLowering.o
[377/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMBaseInstrInfo.o
[378/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMCallingConv.o
[379/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMFixCortexA57AES1742098Pass.o
[380/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMConstantIslandPass.o
[381/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMHazardRecognizer.o
[382/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMExpandPseudoInsts.o
[383/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMFastISel.o
[384/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMFrameLowering.o
[385/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMInstrInfo.o
[386/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMLatencyMutations.o
[387/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMLegalizerInfo.o
[388/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMISelDAGToDAG.o
[389/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMMachineFunctionInfo.o
[390/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMMCInstLower.o
[391/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMInstructionSelector.o
[392/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMOptimizeBarriersPass.o
[393/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMLowOverheadLoops.o
[394/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMLoadStoreOptimizer.o
[395/1065] CXX obj/llvm/lib/Target/AMDGPU/AsmParser/AsmParser.AMDGPUAsmParser.o
[396/1065] AR lib/libLLVMAMDGPUAsmParser.a
[397/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMMacroFusion.o
[398/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMRegisterBankInfo.o
[399/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMParallelDSP.o
[400/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMSelectionDAGInfo.o
[401/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMTargetObjectFile.o
[402/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMISelLowering.o
[403/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMSubtarget.o
[404/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.MLxExpansionPass.o
[405/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.MVEGatherScatterLowering.o
[406/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMTargetMachine.o
[407/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.MVELaneInterleavingPass.o
[408/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ARMTargetTransformInfo.o
[409/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.MVEVPTBlockPass.o
[410/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.MVETPAndVPTOptimisationsPass.o
[411/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.Thumb1InstrInfo.o
[412/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.MVETailPredication.o
[413/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.Thumb1FrameLowering.o
[414/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.Thumb2ITBlockPass.o
[415/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.Thumb2InstrInfo.o
[416/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.Thumb2SizeReduction.o
[417/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRAsmPrinter.o
[418/1065] CXX obj/llvm/lib/Target/ARM/LLVMARMCodeGen.ThumbRegisterInfo.o
[419/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRExpandPseudoInsts.o
[420/1065] AR lib/libLLVMARMCodeGen.a
[421/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRFrameLowering.o
[422/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRISelDAGToDAG.o
[423/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRISelLowering.o
[424/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRMCInstLower.o
[425/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRInstrInfo.o
[426/1065] LINK ./bin/llvm-cvtres
FAILED: bin/llvm-cvtres 
../../chromeclang/bin/clang++ -arch arm64 -isysroot ../../sysroot/MacOSX.sdk -mmacos-version-min=12 -arch arm64 -mmacos-version-min=12 -Wl,--color-diagnostics -fuse-ld=lld -isysroot ../../sysroot/MacOSX.sdk -o ./bin/llvm-cvtres obj/llvm/tools/llvm-cvtres/llvm-cvtres.llvm-cvtres.o lib/libLLVMObject.a lib/libLLVMOption.a lib/libLLVMSupport.a lib/libLLVMBinaryFormat.a lib/libLLVMSupportBlake3.a lib/libLLVMDemangle.a lib/libLLVMTargetParser.a lib/libLLVMBitReader.a lib/libLLVMBitstreamReader.a lib/libLLVMCore.a lib/libLLVMRemarks.a lib/libLLVMIRReader.a lib/libLLVMAsmParser.a lib/libLLVMMC.a lib/libLLVMDebugInfoCodeView.a lib/libLLVMDebugInfoMSF.a lib/libLLVMMCParser.a lib/libLLVMTextAPI.a -lpthread -lz 
ld64.lld: error: undefined symbol: llvm::dwarf::CFIProgram::Instruction::getOperandAsSigned(llvm::dwarf::CFIProgram const&, unsigned int) const
>>> referenced by lib/libLLVMMC.a(MC.MCSFrame.o):(symbol (anonymous namespace)::SFrameEmitterImpl::handleCFI((anonymous namespace)::SFrameFDE&, (anonymous namespace)::SFrameFRE&, llvm::MCCFIInstruction const&)+0x410)
>>> referenced by lib/libLLVMMC.a(MC.MCSFrame.o):(symbol (anonymous namespace)::SFrameEmitterImpl::handleCFI((anonymous namespace)::SFrameFDE&, (anonymous namespace)::SFrameFRE&, llvm::MCCFIInstruction const&)+0x3ac)

ld64.lld: error: undefined symbol: llvm::dwarf::CFIProgram::Instruction::getOperandAsUnsigned(llvm::dwarf::CFIProgram const&, unsigned int) const
>>> referenced by lib/libLLVMMC.a(MC.MCSFrame.o):(symbol (anonymous namespace)::SFrameEmitterImpl::handleCFI((anonymous namespace)::SFrameFDE&, (anonymous namespace)::SFrameFRE&, llvm::MCCFIInstruction const&)+0x36c)
>>> referenced by lib/libLLVMMC.a(MC.MCSFrame.o):(symbol (anonymous namespace)::SFrameEmitterImpl::handleCFI((anonymous namespace)::SFrameFDE&, (anonymous namespace)::SFrameFRE&, llvm::MCCFIInstruction const&)+0x314)
clang: error: linker command failed with exit code 1 (use -v to see invocation)
[427/1065] AR lib/libLLVMRISCVCodeGen.a
[428/1065] CXX obj/llvm/lib/Target/ARM/Disassembler/Disassembler.ARMDisassembler.o
[429/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRRegisterInfo.o
[430/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRSubtarget.o
[431/1065] LINK ./bin/lli
[432/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRTargetObjectFile.o
[433/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRTargetMachine.o
[434/1065] CXX obj/llvm/lib/Target/AVR/LLVMAVRCodeGen.AVRTargetTransformInfo.o
[435/1065] CXX obj/llvm/lib/Target/ARM/AsmParser/AsmParser.ARMAsmParser.o
ninja: build stopped: subcommand failed.
Command '['ninja', '-C', 'out/gn']' returned non-zero exit status 1.